Verilog generated from a ternary MAC spec, driven by the spec's own test vectors under Icarus Verilog: clock, buses, pass marks. Drop a .vcd and it draws yours.
This widget runs in your browser and needs JavaScript.